Beyond 10 GHz, the distributed nature of on-chip wiring begins to make it necessary to use electro-magnetic simu lations (EM) for generating models for passive components and routing. S-parameters obtained from EM-simulations can be used in harmonic balance simulations, but there are a few reasons why a lumped equivalent model is preferred [1], First, the EM-simulated S-parameter models pose problems in time-domain periodic steady state analysis and initial transient analyses. Some simulators can build a transient model based on the impulse response of the S-parameter model, but that may suffer from too sparse frequency sampling -in the worst case, a passive circuit may appear active. Second, tweaMng the component values in a lumped model gives you rapid under standing of what model parameters and geometric properties are causing which frequency effects, and may this way help to improve the design layout. This paper presents a characterization flow of passive mmwave components and shows a few example cases, imple mented in a 22 nm CMOS SOI process and measured directly on-chip from DC to 40 GHz using probe station.
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I. I n t r o d u c t i o n
Beyond 10 GHz, the distributed nature of on-chip wiring begins to make it necessary to use electro-magnetic simu lations (EM) for generating models for passive components and routing. S-parameters obtained from EM-simulations can be used in harmonic balance simulations, but there are a few reasons why a lumped equivalent model is preferred [1] , First, the EM-simulated S-parameter models pose problems in time-domain periodic steady state analysis and initial transient analyses. Some simulators can build a transient model based on the impulse response of the S-parameter model, but that may suffer from too sparse frequency sampling -in the worst case, a passive circuit may appear active. Second, tweaMng the component values in a lumped model gives you rapid under standing of what model parameters and geometric properties are causing which frequency effects, and may this way help to improve the design layout. This paper presents a characterization flow of passive mmwave components and shows a few example cases, imple mented in a 22 nm CMOS SOI process and measured directly on-chip from DC to 40 GHz using probe station.
II. C a l ib r a t in g a n d D e -E m b e d d i n g t h e M e a s u r e m e n t s
The first step in the modeling measured structures is to deembed the effects of the fixture, IO pads and routing between pads and the device under test (DUT). This requires some calibration structures, which usually starts by SOLT (shortopen-load-thru) calibration up to the probe tips using separate calibration substrates. Open-short-through [2] , [3] calibration procedures are commonly used techniques. In this paper we used on-chip TRL (through-reflect-line) standards [4] , which at the same time allows to extract a per-length model for the co-planar transmission line. After successful calibration, measured data of the actual DUT is de-embedded by peeling away the pad and leading wire. The reflect (left and right orientation) and thru structures are shown in Fig. 1 .
III. C h o o s i n g t h e M o d e l S t r u c t u r e
In PCB design the wiring structures are often modeled by building them of joined lines, T-sections, tapering blocks, etc. For a given IC metal stack such primitives do not usually exist, but the schematic structure of the model has to be built of basic circuit elements (R,L,C) by inspection, and knowing that the model often needs to have more resonances that you want to model precisely. This is most easily explained by considering the 2-tum center-tapped coil in Figure 2 . Model ports will be nodes 1, 2 and 3, and both 1-2 and 2-3 inductors are broken into two segments, each modeled by a normal pi model. LooMng from layout, inductors LI and L3 are close to each other, and will need a mutual coupling. The same applies for L2 and L4, while e.g. LI and L2 are far from each other, and the coupling can be ignored. Apparently, capacitive coupling from node 3 to 4 and 5 is weak, but 1-3, 2-3 and 4-5 couplings are strong. In practice, both L and C will be needing series losses, L often needs a skin effect model for better low-frequency match, and the series resistance of 978-1-5386-7656-1/18/$31.00 ©2018 IEEE substrate capacitance (C1-C5) may have an additional shunt capacitance, too [6] . Employing the symmetry of the structure we can reduce the number of parameters, e.g. by setting Cl=C2=C3/2, L1=L4, etc.
IV . M o d e l i n g F l o w
Fitting the model parameters could be done in a circuit simulator, where S or Y parameters of the measured block and lumped model are easily compared. However, numerical optimization gets increasingly difficult with increasing number of variables, and we wanted to do as much analytical a priori calculations as possible (based mostly on the Y-parameter presentation, as it nicely reflects a pi model). Coding that in scripting languages like Ocean is possible, but a bit cumber some, so we decided to use MATLAB, instead.
The problem with MATLAB is that it does not have a direct functionality to solve Y-parameters of a given circuit schematic. Luckily, we had an existing code that converts a spice nethst to a symbolic modified nodal analysis (MNA) matrix where we can still change all the component values. This is then numerically reduced to Z-parameters, which allows us to process models of any complexity, without tedious derivation of lengthy symbolic expressions.
The main novelty in this paper is that in addition to single-ended parameters, also differential and common-mode parameters are used [7] . The benefit of doing this for Yparameters as in [8] is that the common mode input admittance very nicely lumps all grounded components, and gives a quick estimate of the total capacitance towards the ground by fitting a capacitance response to low-frequency common-mode admittance.
Conversion from single-ended Y-parameters Yse to mixed mode Y-parameters Ymm is calculated by matrix algebra as follows [8] .
Here M i and and M y represent the change of variables: single-ended port voltages and currents Vse, h e are changed to difference and average voltages and currents needed in the mixed-mode presentation. where Ycm and Ydiff are the common-mode and differential admittances, and Ydiffcm and Ycmdi/ / describe the mode conversions due to asymmetries.
As an example, let us think a pi segment L1,C1,C4 between nodes 1 and 4 in Fig. 2 as a simple and separate two-port. Here Ycm is directly jw (C 1 + C4), and Ydiff = Yl i + the series connection of the capacitive branches. Hence, extracting the initial model parameters is quite simple. Extracting the losses, too, requires either choosing a proper frequency range or performing a least square error fit, and these are coded in the model function that contains the MNA matrix and solving of the Y-parameters: for initial values, mixed-mode parameters are used, while in later iterations, single-ended parameters are used to compare to the measured result.
Altogether, the flow (after de-embedding the pads) is the following: an arbitrary model is drawn as a schematic diagram; a function converts the spice netlist of the model to a symbolic MNA in MATLAB format, from which any parameter models can be numerically solved as functions of the model compo nent values. The initial values for those are derived by the use of common mode and differential impedances, and then parameters of the measurement and the model are compared. Magnitude plot alone is not a sufficient measure. Often both real and imaginary parts are plotted, but phase is actually a very sensitive indication of new poles or zeros just outside the measured frequency range. Hence, as in Fig. 3 , we plot magnitude and phase of the measurement and model on top of each other, and vector error (5) Besides the vector error, it was found very valuable to swap between linear and logarithmic frequency scales, as log scale easily guides a lot of effort for modeling low-frequency effects, while in our case the performance around 20-40 GHz is actually the most crucial. -20dB errors in Y-parameters did not guarantee as small errors in S-parameters, so it was found wise to check regularly plots and errors of S-parameters respectively while modeling. It was also found that inductor responses from 10 GHz onwards could be modeled by single series RL models (actually two of those in series), but if simultaneous match is wanted at low frequencies, too, the skin effect needs to be modeled by additional RL branches to model the lower losses at low frequencies.
V. M o d e l i n g E x a m p l e s
As an example of the fitting procedure, the parallel resonator shown in Fig. 4 was modeled, consisting of 1-tum inductor and a tiny MOM capacitor between the legs of the inductor. The 10 structure was peeled away, and the ports in the plot are now at the reference planes. The corresponding circuit model is shown in Fig.5 . The capacitor model is a simple pi model with lossy parasitic capacitance to substrate (adding substrate time constant by additional caps in parallel to R6, R7 had no noticeable effect). The inductor was split into two segments, but as the halves are far from each other, no mutual coupling is needed, and capacitive coupling from the end to the center is also very weak. To keep the model simple, the skin effect was not taken into account here, resulting in a worse fit below 5 GHz. This parallel LC combination alone did not give a good phase at the highest frequencies, and looking at the Y12 phase response suggested an emerging low-ohmic (series) resonance somewhere above 40 GHz. Brief look at the layout (Fig 4) reminded that the inductor legs from reference planes to the cap pins were rather long, and the model was extended by series inductors L3, L4in both ports to generate the needed high-frequency series L-C------L-L series resonance. After this the measurement and model matched very well (see figure 6 ).
In the design kit used, and the measurement matched also quite well with the schematic models available in the kit. Surprisingly, the match with EM simulations was not that good. The fine geometries in the MOM capacitor, thin lines in the inductor shield, and fill metal generated lot of layout geometry, and the layout needed to be simplified a lot to be able to simulate it. In the first simulations, the capacitor was replaced with its schematic model, and inductor shield lines were partially merged to reduce the number of edges. Still especially £ n and £22 matched poorly with the measurements, and the model parameters were varied to see what would cause such behavior. Simulation sweeps with the lumped model suggested that capacitors C1-C3 could be the cause, so the original shield geometry was returned. A new and now much longer simulation showed a better match for £12 resonance, but still gave overall wrong shape for low-frequency £ n and £ 22-Reasons for this discrepancy are still under study.
VI. D i s c u s s i o n
Building device models from probe measurements is a rather well matured art, and some commercial modeling services exist, too. What is believed to be new in our approach is the following: First, we can automatically change any selected group of single-ended ports to differential and common-mode ports, if needed and this actually helps to extract the total grounded admittance and to find an initial guess for the portto-port couplings. Second, if the built schematic model is physically well motivated, it gives the designer a way to quickly simulate what to do to improve the design. Hence, we are not limiting to modeling already implemented circuits, but plan to use this as a design tool, too: the circuit design can be fine-tuned with fast simulations at the circuit level, and the found solution can be reflected to a layout dimensioning change, and then verified by EM simulations. As the EM simulations can take hours, this iteration speed-up is more than welcome.
In summary, the modeling procedure is not restricted to model library building or generating models suited for timedomain simulations, but we propose to use it also as a guiding tool in the layout iteration phase, to minimize the iterations spent in the EM simulations. Future work includes improving the numerical optimization after the initial model values have been calculated.
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